Member since: 2 years
Educational Institution: Not Entered
Country: Not Entered
FULL ADDER
FULL ADDERFULL SUBTRACTOR
FULL SUBTRACTORCAT 1 Q1
CAT 1 Q12:1 MUX Circuit using SOP Equation -- AOI circuit
2:1 MUX Circuit using SOP Equation -- AOI circuitNAND21BCE3162
NAND21BCE3162F'pos21bce3162
F'pos21bce3162Fnorpos21bce3162
Fnorpos21bce3162Circuit diagram of 2:1 MUX Circuit using SOP Equation -- NAND circuit:
Circuit diagram of 2:1 MUX Circuit using SOP Equation -- NAND circuit:task221bce3162
task221bce31622:1 MUX Circuit using SOP Equation
2:1 MUX Circuit using SOP EquationNAND logic circuit of 2:4 Decoder:
NAND logic circuit of 2:4 Decoder:2: 4 Decoder using 1:2 Decoder:
2: 4 Decoder using 1:2 Decoder:AOI logic circuit of 2:4 Decoder:
AOI logic circuit of 2:4 Decoder:2:1 MUX Circuit using POS Equation
2:1 MUX Circuit using POS EquationNOR21BCE3162
NOR21BCE3162F'ANDORINV21BCE3162
F'ANDORINV21BCE3162FNAND 21BCE3162
FNAND 21BCE3162FULLADDER21BCE3162
FULLADDER21BCE3162FULLADDSUB21BCE3162
FULLADDSUB21BCE3162MULTIPLIER21BCE3162
MULTIPLIER21BCE3162Circuit diagram of 2:1 MUX Circuit using SOP Equation -- AOI circuit
Circuit diagram of 2:1 MUX Circuit using SOP Equation -- AOI circuit4:1 Mux sl37
4:1 Mux sl37Block diagram for implementing 3 :8 Decoder using 2:4 Decoder:
Block diagram for implementing 3 :8 Decoder using 2:4 Decoder:4:1 MUX USING 2:1 MUX
4:1 MUX USING 2:1 MUXUntitled
Untitled2:1 MUX Circuit using POS Equation
2:1 MUX Circuit using POS EquationUntitled
UntitledNAND logic circuit of 4:2 encoder:
NAND logic circuit of 4:2 encoder:Implementation steps for Task I & II using
Implementation steps for Task I & II usingTFF USING DFF
TFF USING DFF1bit alu
1bit aluTFLIPFLOPUSINGDFLIPFLOP
TFLIPFLOPUSINGDFLIPFLOPCAT Q3
CAT Q3CAT 1 Q4
CAT 1 Q4CAT1 Q4
CAT1 Q4CAT 1 Q5
CAT 1 Q5CAT 1 Q5
CAT 1 Q5Common Cathode with dc
Common Cathode with dcCommon Cathode with Don't care
Common Cathode with Don't careCommon Cathode with Don'T Care
Common Cathode with Don'T CareCommon Anode w/o dc
Common Anode w/o dcCommon Anode w/o dc
Common Anode w/o dcCommon Cathode without dc
Common Cathode without dcCommon Anode with DC
Common Anode with DCCommon Anode with DC
Common Anode with DCCommon Cathode with Don't care
Common Cathode with Don't careCommon Cathode with Don't care
Common Cathode with Don't careCommon Cathode without dc
Common Cathode without dcCommon Cathode without dc
Common Cathode without dcda1_q8
da1_q8da1_q8
da1_q8da_1_q9
da_1_q9darn_1_q9
darn_1_q9da_1_q_10
da_1_q_10darn_1_q_10
darn_1_q_10BCD ripple counter
BCD ripple counterBCD ripple counter
BCD ripple counterUniversal Shift Register
Universal Shift RegisterUniversal Shift Register
Universal Shift RegisterMealy Machine
Mealy MachineMealy Machine
Mealy Machine4-bit Magnitude comparator
4-bit Magnitude comparatorMoore Machine
Moore MachineMoore Machine
Moore Machine4-bit Magnitude comparator
4-bit Magnitude comparatorhotsq2
hotsq2asynchronous counter
asynchronous counterasynchronous counter
asynchronous counterCAT 1 Q3
CAT 1 Q32:1 MUX Circuit using SOP Equation
2:1 MUX Circuit using SOP EquationAOI logic circuit of 4:2 encoder:
AOI logic circuit of 4:2 encoder:Implementation steps for Task I and II using 16:1 Multiplexer Registration Number:
Implementation steps for Task I and II using 16:1 Multiplexer Registration Number:4-Bit Synchronous Up Counter
4-Bit Synchronous Up CounterPOS21BCE3162
POS21BCE3162CAT 1 Q1
CAT 1 Q14-Bit Synchronous Up Counter
4-Bit Synchronous Up Counter