project.name

Adithya V

Member since: 2 years

Educational Institution: Not Entered

Country: Not Entered

Full Subtractor using X-OR and NAND

Full Subtractor using X-OR and NAND
Public
project.name
Fork View More

Half Subtractor using X-OR and NAND

Half Subtractor using X-OR and NAND
Public
project.name
Fork View More

Half Subtractor using NAND only

Half Subtractor using NAND only
Public
project.name
Fork View More

Full Subtractor using NAND only

Full Subtractor using NAND only
Public
project.name
Fork View More

Experiment 5

Experiment 5
Public
project.name
Fork View More

Experiment 7

Experiment 7
Public
project.name
Fork View More

2:1 MUX using NAND and 4:1 MUX using NAND

2:1 MUX using NAND and 4:1 MUX using NAND
Public
project.name
Fork View More

Realisation of 1:4 DEMUX using Basic gates

Realisation of 1:4 DEMUX using Basic gates
Public
project.name
Fork View More

Basic gates realisation of 2:1 MUX and Basic gates realisation of 4:1 MUX

Basic gates realisation of 2:1 MUX and Basic gates realisation of 4:1 MUX
Public
project.name
Fork View More

Half Adder using X-OR and NAND

Half Adder using X-OR and NAND
Public
project.name
Fork View More

Full Adder using X-OR and NAND

Full Adder using X-OR and NAND
Public
project.name
Fork View More

Half Adder using NAND only

Half Adder using NAND only
Public
project.name
Fork View More

Full Adder using NAND only

Full Adder using NAND only
Public
project.name
Fork View More

1:2 DEMUX using NAND and 1:4 DEMUX using NAND

1:2 DEMUX using NAND and 1:4 DEMUX using NAND
Public
project.name
Fork View More
No result image
Adithya V doesn't have any favourites.
No result image
Adithya V is not a collaborator of any project.

Follow us on:

Facebook Logo Twitter Logo LinkedIn Logo Youtube Logo GitHub Logo
Simulator
Learn
Blog
Examples
Log in
Documentation
Contribute
Teachers
About
FAQ
Forum
Incubated From:

Copyright © 2024 CircuitVerse, All rights reserved.