project.name

Allen

Member since: 2 years

Educational Institution: Not Entered

Country: Not Entered

Lab-4(8-3 Priority Encoder)-Allen(20211isr0005)

Lab-4(8-3 Priority Encoder)-Allen(20211isr0005)
Public
project.name

SR AND JK FLIPFLOP(LAB-5)(Allen-20211isr0005)

SR AND JK FLIPFLOP(LAB-5)(Allen-20211isr0005)
Public
project.name

FULL ADDER(Lab-2)

FULL ADDER(Lab-2)
Public
project.name

HALF SUBTRACTOR(Lab-3)-Allen(20211isr0005)

HALF SUBTRACTOR(Lab-3)-Allen(20211isr0005)
Public
project.name

FULL SUBTRACTOR(Lab-3)-Allen(20211isr0005)

FULL SUBTRACTOR(Lab-3)-Allen(20211isr0005)
Public
project.name

FULL SUBTRACTOR USING NAND GATE(Lab-3) Allen(20211isr0005)

FULL SUBTRACTOR USING NAND GATE(Lab-3) Allen(20211isr0005)
Public
project.name

Lab-4(Priority Encoder and using logic gates)-Allen(20211isr0005)

Lab-4(Priority Encoder and using logic gates)-Allen(20211isr0005)
Public
project.name

HALF SUBTRACTOR USING NAND GATe(Lab-3) Allen(20211isr0005)

HALF SUBTRACTOR USING NAND GATe(Lab-3) Allen(20211isr0005)
Public
project.name

HALF ADDER USING NAND GATE(Lab-3) Allen(20211isr0005)

HALF ADDER USING NAND GATE(Lab-3) Allen(20211isr0005)
Public
project.name

T-FLIPFLOP AND D-LATCH(ALLEN-20211ISR0005)

T-FLIPFLOP AND D-LATCH(ALLEN-20211ISR0005)
Public
project.name

Construct and verify the combinational logic circuit based on the given truth table(lab-4)-Allen(20211isr0005)

Construct and verify the combinational logic circuit based on the given truth table(lab-4)-Allen(20211isr0005)
Public
project.name

FULL ADDER using NAND Gates(Lab-3) Allen(20211isr0005)

FULL ADDER using NAND Gates(Lab-3) Allen(20211isr0005)
Public
project.name
No result image
Allen doesn't have any favourites.
No result image
Allen is not a collaborator of any project.