Member since: 2 years
Educational Institution: Not Entered
Country: Not Entered
2 INTO 4 DECODER
2 INTO 4 DECODER2 INTO 4 DECODER
2 INTO 4 DECODER4 TO 2 PRIORITY ENCODER
4 TO 2 PRIORITY ENCODER8 TO 3 ENCODER
8 TO 3 ENCODERLOGIC
LOGICdarshan . s(20211cst0121)
darshan . s(20211cst0121)darshan . s(20211cst0121)
darshan . s(20211cst0121)darshan . s(20211cst0121)
darshan . s(20211cst0121)darshan
darshanNAND IMPLEMENTATION
NAND IMPLEMENTATIONNOR IMPLEMENTATION
NOR IMPLEMENTATIONNOR IMPLEMENTATION
NOR IMPLEMENTATIONHALF & FULL ADDER
HALF & FULL ADDERFULL ADDER USING HALF ADDER
FULL ADDER USING HALF ADDERFULL SUBTRATCOR
FULL SUBTRATCORHALF SUBTRACTOR
HALF SUBTRACTORFULL ADDER USING NAND GATE ONLY
FULL ADDER USING NAND GATE ONLYUntitled
UntitledHALF SUBTRACTOR USING NAND GATE ONLY
HALF SUBTRACTOR USING NAND GATE ONLYFULL SUBTRACTOR USING NAND GATE ONLY
FULL SUBTRACTOR USING NAND GATE ONLY