20211CIT0070 NANDINI R
0 Stars     5 Views    

Author: NANDINI R

Project access type: Public

Description:

EXPERIMENT 01 

TO VERIFY LOGIC GATES USING CIRCUIT VERSE SIMULATOR

IMPLEMENTATION OF AND,NOT AND OR GATE USING UNIVERSAL NAND GATE.

Created: Jul 12, 2022

Updated: Aug 27, 2023


Comments

You must login before you can post a comment.