project.name

Jaisheela Lakshavakam

Member since: 2 years

Educational Institution: Not Entered

Country: Not Entered

assignment1

assignment1
Public
project.name

CIRCUIT2

CIRCUIT2
Public
project.name

Untitled

Untitled
Public
project.name

EXP3

EXP3
Public
project.name

example 5

example 5
Public
project.name

final alu ckt

final alu ckt
Public
project.name

Spaghett MK 1

Spaghett MK 1
Public
project.name

2s complement

2s complement
Public
project.name

ripple counter

ripple counter
Public
project.name

ripple counter

ripple counter
Public
project.name

-ve F/F AND LATCH USING MUX

-ve F/F AND LATCH USING MUX
Public
project.name

mux design

mux design
Public
project.name

alu

alu
Public
project.name

nor gate

nor gate
Public
project.name

SAMPLE 3

SAMPLE 3
Public
project.name

alu

alu
Public
project.name

sample alu 2 bit design

sample alu 2 bit design
Public
project.name

one 4bit adder using 32 bit adder

one 4bit adder using 32 bit adder
Public
project.name

final ckt

final ckt
Public
project.name

ALU AT A TIME BITS AS INPUT

ALU AT A TIME BITS AS INPUT
Public
project.name

4BIT MULTIPLIER

4BIT MULTIPLIER
Public
project.name

MUX IN ONE CIRCUIT

MUX IN ONE CIRCUIT
Public
project.name

4 bit ALU

4 bit ALU
Public
project.name

EXMPLE 4

EXMPLE 4
Public
project.name

nand gate

nand gate
Public
project.name

out controller using latch using mux

out controller using latch using mux
Public
project.name

exp 5

exp 5
Public
project.name

GATES USING MUX

GATES USING MUX
Public
project.name
No result image
Jaisheela Lakshavakam doesn't have any favourites.
No result image
Jaisheela Lakshavakam is not a collaborator of any project.