Full Adder using NAND Gate
0 Stars     238 Views    

Author: ankita baishnab

Project access type: Public

Description:

 The full-adder has three inputs and two outputs. The first two inputs are A and B and the third input is an input carry. When a full adder logic is designed we will be able to string eight of them together to create a byte-wide adder and cascade the carry bit from one adder to the next.

Created: May 05, 2022

Updated: Aug 27, 2023


Comments

You must login before you can post a comment.