project.name

SHREYA RAJPAL

Member since: 2 years

Educational Institution: Not Entered

Country: Not Entered

cao lab prac

cao lab prac
Public
project.name

full subtractor using NOR gates

full subtractor using NOR gates
Public
project.name

Half Adder using NOR Gates

Half Adder using NOR Gates
Public
project.name

XOR AND XNOR FROM NAND GATE

XOR AND XNOR FROM NAND GATE
Public
project.name

Half-Adder

Half-Adder
Public
project.name

half adder using nand gates

half adder using nand gates
Public
project.name

full adder using nand gate

full adder using nand gate
Public
project.name

full adder using two half adders

full adder using two half adders
Public
project.name

NOT GATE USING NAND GATE

NOT GATE USING NAND GATE
Public
project.name

half and full subtractor

half and full subtractor
Public
project.name

full subtractor

full subtractor
Public
project.name

Full Subtractor using NAND gate

Full Subtractor using NAND gate
Public
project.name

lab fat practise

lab fat practise
Public
project.name

decrementer

decrementer
Public
project.name

Lab fat 1

Lab fat 1
Public
project.name

LAB challenging task 2

LAB challenging task 2
Public
project.name

exp3

exp3
Public
project.name

exp3

exp3
Public
project.name

April 18

April 18
Public
project.name

challenging-task1

challenging-task1
Public
project.name

lab challenging task 2

lab challenging task 2
Public
project.name

4:1_MUX_20BCA0046

4:1_MUX_20BCA0046
Public
project.name

11 april

11 april
Public
project.name

parallel adder

parallel adder
Public
project.name

HALF SUBTRACTOR USING NAND GATE

HALF SUBTRACTOR USING NAND GATE
Public
project.name

Full Subtractor using NOR Gates

Full Subtractor using NOR Gates
Public
project.name

HALF SUBTRACTOR USING NOR GATE

HALF SUBTRACTOR USING NOR GATE
Public
project.name

Full Subtractor using NAND gate

Full Subtractor using NAND gate
Public
project.name

Collaborator

Collaborator
Public
project.name

CAO assn 5

CAO assn 5
Public
project.name

CAO assn 5

CAO assn 5
Public
project.name

1:4 Demultiplexer using logic gates

1:4 Demultiplexer using logic gates
Public
project.name

Full Adder using NOR Gate

Full Adder using NOR Gate
Public
project.name
No result image
SHREYA RAJPAL doesn't have any favourites.
No result image
SHREYA RAJPAL is not a collaborator of any project.