2-Cycle RISC CPU
1 Stars     162 Views    

Author: Edward Searls

Project access type: Public

Description:

This is an updated version of a CPU I designed for a class called Computer Architecture. It operates with a subset instruction set of RISC-V where each instruction can be implemented in 2-cycles.

Created: Feb 10, 2020

Updated: Jun 30, 2023


Comments

You must login before you can post a comment.