Member since: 3 years
Educational Institution: Not Entered
Country: Not Entered
FULL_SUBSTRACTOR
FULL_SUBSTRACTORexpt 5 dcmp
expt 5 dcmp4:2 priority encoder
4:2 priority encoder8:1 mux using 2:1 mux
8:1 mux using 2:1 muxFull Adder using NAND gates
Full Adder using NAND gatesVerification of truth table of multiplexers (16x1,8x1)
Verification of truth table of multiplexers (16x1,8x1)Decoder 3:8
Decoder 3:8nor gate tt verification
nor gate tt verificationor gate tt verification
or gate tt verificationand gate using nand gate
and gate using nand gateor using nand
or using nandexor using nand
exor using nand8x1 and 16x1 mux from 2x1 mux
8x1 and 16x1 mux from 2x1 mux8:3 ENCODER
8:3 ENCODERnot gate tt verifcation
not gate tt verifcationxor gate tt verification
xor gate tt verificationAsynchronus decoder
Asynchronus decoderPriority encoder
Priority encoderMASTERSLAVE_JK_FLIP_FLOP
MASTERSLAVE_JK_FLIP_FLOPT_FLIPFLOP_USING_JKFLIPFLOP
T_FLIPFLOP_USING_JKFLIPFLOPBOOLEAN USING NAND GATE
BOOLEAN USING NAND GATED_FLIPFLOP_USING_JKFLIPFLOP
D_FLIPFLOP_USING_JKFLIPFLOPImplementation of boolean circuits using Nand Gates
Implementation of boolean circuits using Nand Gatesor gate tt verification
or gate tt verification4-Bit Synchronous Decade Counter
4-Bit Synchronous Decade Counternot using nand
not using nandJ-K Flipflop
J-K Flipflop4_BIT_BIDIRECTIONAL_SHIFT_REGISTER
4_BIT_BIDIRECTIONAL_SHIFT_REGISTERand gate tt verification
and gate tt verificationD_FLIPFLOP_USING_JKFLIPFLOP
D_FLIPFLOP_USING_JKFLIPFLOPxnor tt verification
xnor tt verificationT FLIP FLOP USING JK FLIP FLOP
T FLIP FLOP USING JK FLIP FLOPnand gate tt verification
nand gate tt verificationAsynchronous Decade counter
Asynchronous Decade counter