project.name

BT20ECE053_Sita

Member since: 2 years

Educational Institution: Visvesvaraya National Institute Of Technology

Country: India

EXPERIMENT1-XNOR gate_Truth Table_Verification

EXPERIMENT1-XNOR gate_Truth Table_Verification
Public
project.name

EXPERIMENT3- NOT gate using NAND gate

EXPERIMENT3- NOT gate using NAND gate
Public
project.name

EXPERIMENT7-Verification of truth Table of 3:8 Decoder

EXPERIMENT7-Verification of truth Table of 3:8 Decoder
Public
project.name

EXPERIMENT11-Conversion of J/K to D Flip Flop

EXPERIMENT11-Conversion of J/K to D Flip Flop
Public
project.name

EXPERIMENT12-4 bit Bidirectional Shift Register

EXPERIMENT12-4 bit Bidirectional Shift Register
Public
project.name

EXPERIMENT11-Conversion of J/K to T Flip Flop

EXPERIMENT11-Conversion of J/K to T Flip Flop
Public
project.name

EXPERIMENT10-Verification of J/K FlipFlop

EXPERIMENT10-Verification of J/K FlipFlop
Public
project.name

EXPERIMENT10-Master Slave condition using J/K Flip Flop

EXPERIMENT10-Master Slave condition using J/K Flip Flop
Public
project.name

EXPERIMENT1-AND gate_Truth Table_Verification

EXPERIMENT1-AND gate_Truth Table_Verification
Public
project.name

EXPERIMENT1-NAND_Truth Table_Verification

EXPERIMENT1-NAND_Truth Table_Verification
Public
project.name

EXPERIMENT3-OR gate using NAND gate

EXPERIMENT3-OR gate using NAND gate
Public
project.name

EXPERIMENT1-OR gate_Truth Table_Verification

EXPERIMENT1-OR gate_Truth Table_Verification
Public
project.name

EXPERIMENT3-AND gate using NAND gate

EXPERIMENT3-AND gate using NAND gate
Public
project.name

EXPERIMENT3-XOR gate using NAND

EXPERIMENT3-XOR gate using NAND
Public
project.name

EXPERIMENT4-Implementing A(Bbar+C) using min NAND gates

EXPERIMENT4-Implementing A(Bbar+C) using min NAND gates
Public
project.name

EXPERIMENT1-NOT gate_Truth Table_Verification

EXPERIMENT1-NOT gate_Truth Table_Verification
Public
project.name

EXPERIMENT1-XOR gate_Truth Table_verification

EXPERIMENT1-XOR gate_Truth Table_verification
Public
project.name

EXPERIMENT8-Full Adder using NAND gates

EXPERIMENT8-Full Adder using NAND gates
Public
project.name

EXPERIMENT1-NOR gate_Truth Table_Verification

EXPERIMENT1-NOR gate_Truth Table_Verification
Public
project.name
No result image
BT20ECE053_Sita doesn't have any favourites.
No result image
BT20ECE053_Sita is not a collaborator of any project.