project.name

BT2OECE071_Manish_Palthiya

Member since: 3 years

Educational Institution: Not Entered

Country: Not Entered

AND GATE

AND GATE
Public
project.name

NOT GATE

NOT GATE
Public
project.name

OR GATE

OR GATE
Public
project.name

XOR gate

XOR gate
Public
project.name

NOT using NAND

NOT using NAND
Public
project.name

AND USING NAND

AND USING NAND
Public
project.name

OR using NAND

OR using NAND
Public
project.name

EXOR using NAND

EXOR using NAND
Public
project.name

boolean equation with nand gates

boolean equation with nand gates
Public
project.name

8:1 MUX using 2:1 MUX

8:1 MUX using 2:1 MUX
Public
project.name

8:3 ENCODER

8:3 ENCODER
Public
project.name

Untitled

Untitled
Public
project.name

Master slave condition using JK FF

Master slave condition using JK FF
Public
project.name

decade counter

decade counter
Public
project.name

D-FF using JK-FF

D-FF using JK-FF
Public
project.name

JK FLIPFLOP

JK FLIPFLOP
Public
project.name

T FF using JK FF

T FF using JK FF
Public
project.name

Full Adder using NAND

Full Adder using NAND
Public
project.name

Experiment 1:Verifying truth table for gates

Experiment 1:Verifying truth table for gates
Public
project.name

EXP 2 :- OR AND NOT EXOR using NAND

EXP 2 :- OR AND NOT EXOR using NAND
Public
project.name

8:3

8:3
Public
project.name

4-BIT BIDIRECTIONAL SHIFT REGISTER

4-BIT BIDIRECTIONAL SHIFT REGISTER
Public
project.name

8:1 from 2:1 mux

8:1 from 2:1 mux
Public
project.name

4:2 PRIORITY ENCODER

4:2 PRIORITY ENCODER
Public
project.name

2:1 MUX using NAND gates

2:1 MUX using NAND gates
Public
project.name
No result image
BT2OECE071_Manish_Palthiya doesn't have any favourites.
No result image
BT2OECE071_Manish_Palthiya is not a collaborator of any project.