BT20ECE017_Prathamesh_Bhole
Member since: 2 years
Educational Institution: Not Entered
Country: Not Entered
AND_Gate_Verification
AND_Gate_Verification
Public
OR_Gate_Verification
OR_Gate_Verification
Public
NOT_Gate_Verification
NOT_Gate_Verification
Public
NAND_Gate_Verification
NAND_Gate_Verification
Public
EX-Nor_Gate_Verification
EX-Nor_Gate_Verification
Public
NOR_Gate_Verification
NOR_Gate_Verification
Public
EX-OR_Gate_Verification
EX-OR_Gate_Verification
Public
NOT using NAND
NOT using NAND
Public
AND using NAND
AND using NAND
Public
OR using NAND
OR using NAND
Public
8:1 MUX using 2:1
8:1 MUX using 2:1
Public
16 is to 1 Decoder
16 is to 1 Decoder
Public
JK to T & D flip flop
JK to T & D flip flop
Public
JK Flip Flop
JK Flip Flop
Public
8:1 MUX using 2:1
8:1 MUX using 2:1
Public
Full Adder using NAND Gates
Full Adder using NAND Gates
Public
Boolean Expression using NAND Gate
Boolean Expression using NAND Gate
Public
16:1 MUX using 2:1
16:1 MUX using 2:1
Public
EXOR using NAND
EXOR using NAND
Public
3 is to 8 Decoder
3 is to 8 Decoder
Public
Verification of the truth table of four shift register
Verification of the truth table of four shift register
Public
BT20ECE017_Prathamesh_Bhole doesn't have any favourites.
