BT20ECE065_MIRIYALA INDU VARDHAN
Member since: 2 years
Educational Institution: Not Entered
Country: Not Entered
3:8 DECODER_TRUTH_TABLE
3:8 DECODER_TRUTH_TABLE
J-K FILP FLOP_TRUTH_TABLE
J-K FILP FLOP_TRUTH_TABLE
T FLIP FLOP_USING_J-K FILP FLOP
T FLIP FLOP_USING_J-K FILP FLOP
J-K FLIP FLOP_IMPLEMENTING_MASTER SLAVE
J-K FLIP FLOP_IMPLEMENTING_MASTER SLAVE
OR_GATE_TRUTH_TABLE_VERIFICATION
OR_GATE_TRUTH_TABLE_VERIFICATION
NOR_GATE_TRUTH_TABLE_VERIFICATION
NOR_GATE_TRUTH_TABLE_VERIFICATION
XOR_GATE_TRUTH_TABLE_VERIFICATION
XOR_GATE_TRUTH_TABLE_VERIFICATION
NAND_GATE_TRUTH_TABLE_VERIFICATION
NAND_GATE_TRUTH_TABLE_VERIFICATION
XNOR_GATE_TRUTH_TABLE_VERIFICATION
XNOR_GATE_TRUTH_TABLE_VERIFICATION
NOT_GATE_TRUTH_TABLE_VERIFICATION
NOT_GATE_TRUTH_TABLE_VERIFICATION
NOT_GATE_USING NAND GATE
NOT_GATE_USING NAND GATE
AND_GATE_USING NAND GATE
AND_GATE_USING NAND GATE
OR_GATE_USING NAND GATE
OR_GATE_USING NAND GATE
EXOR_GATE_USING NAND GATE
EXOR_GATE_USING NAND GATE
IMPLEMENTING_A( NOT B + C)_USING NAND GATES
IMPLEMENTING_A( NOT B + C)_USING NAND GATES
4-bit bidirectional shift register
4-bit bidirectional shift register
D FLIP FLOP_USING_J-K FLIP FLOP
D FLIP FLOP_USING_J-K FLIP FLOP
VERIFICATION_OF_TRUTH_TABLE_FOR_FOUR_BIT_BIDIRECTIONAL_SHIFT_REGISTER
VERIFICATION_OF_TRUTH_TABLE_FOR_FOUR_BIT_BIDIRECTIONAL_SHIFT_REGISTER
AND_GATE_TRUTH_TABLE_VERIFICATION
AND_GATE_TRUTH_TABLE_VERIFICATION
8:1_MULTIPLEXER_TRUTH_TABLE
8:1_MULTIPLEXER_TRUTH_TABLE
FULL_ADDER_USING_NAND_GATES
FULL_ADDER_USING_NAND_GATES
BT20ECE065_MIRIYALA INDU VARDHAN doesn't have any favourites.
