project.name

BT20ECE020_TEJA VENKATA RATNA SAI KUMAR_CHAVVA

Member since: 3 years

Educational Institution: Not Entered

Country: Not Entered

J-K Flipflop

J-K Flipflop
Public
project.name

OR GATE

OR GATE
Public
project.name

NOT Gate

NOT Gate
Public
project.name

AND GATE

AND GATE
Public
project.name

EXOR GATE

EXOR GATE
Public
project.name

NAND GATE

NAND GATE
Public
project.name

NOR GATE

NOR GATE
Public
project.name

DE Morgan Second law

DE Morgan Second law
Public
project.name

DE MORGAN'S FIRST LAW

DE MORGAN'S FIRST LAW
Public
project.name

NOT USING AND GATE

NOT USING AND GATE
Public
project.name

Untitled

Untitled
Public
project.name

AND USING NAND GATE

AND USING NAND GATE
Public
project.name

OR USING NAND

OR USING NAND
Public
project.name

EXOR USING NAND

EXOR USING NAND
Public
project.name

Implementing the boolean functions using minimum NAND gates

Implementing the boolean functions using minimum NAND gates
Public
project.name

Verification of truth table of multiplexers (16x1,8x1)

Verification of truth table of multiplexers (16x1,8x1)
Public
project.name

3:8 Decoder

3:8 Decoder
Public
project.name

Full Adder using NAND gates

Full Adder using NAND gates
Public
project.name

JK TO T

JK TO T
Public
project.name

JK TO D

JK TO D
Public
project.name

BIDIRECTIONAL REGISTER

BIDIRECTIONAL REGISTER
Public
project.name

JK MASTER AND SLAVE

JK MASTER AND SLAVE
Public
project.name

JK Flip flop

JK Flip flop
Public
project.name

AND_GATE_TRUTH_TABLE_VERIFICATION

AND_GATE_TRUTH_TABLE_VERIFICATION
Public
project.name
No result image
BT20ECE020_TEJA VENKATA RATNA SAI KUMAR_CHAVVA doesn't have any favourites.
No result image
BT20ECE020_TEJA VENKATA RATNA SAI KUMAR_CHAVVA is not a collaborator of any project.