project.name

Dr.Dhanabal

Member since: 3 years

Educational Institution: Not Entered

Country: Not Entered

HA DCD

HA DCD
Public
project.name

half adder

half adder
Public
project.name

8:1 MUX circuit

8:1 MUX circuit
Public
project.name

HA HS 1 bit Multiplier

HA HS 1 bit Multiplier
Public
project.name

4:! mux using 2:1 mux

4:! mux using 2:1 mux
Public
project.name

NAND logic -NOT,AND,OR,XOR logic gates

NAND logic -NOT,AND,OR,XOR logic gates
Public
project.name

logic gate

logic gate
Public
project.name

Verification of TT of Logic gates

Verification of TT of Logic gates
Public
project.name

TASK III: Verification of logic gates

TASK III: Verification of logic gates
Public
project.name

BE using 8:1 MUX (d as i/p, and a,b,c as select lines)

BE using 8:1 MUX (d as i/p, and a,b,c as select lines)
Public
project.name

nand nor

nand nor
Public
project.name
No result image
Dr.Dhanabal doesn't have any favourites.

halfadder

halfadder
Public
project.name

Halfsubtractor

Halfsubtractor
Public
project.name

LAB TASK-1

LAB TASK-1
Public
project.name

LAB TASK-2 NAND

LAB TASK-2 NAND
Public
project.name

LAB TASK 2

LAB TASK 2
Public
project.name

LAB TASK-2

LAB TASK-2
Public
project.name

LAB TASK-2

LAB TASK-2
Public
project.name

LAB TASK-1 NOR CIRCUIT

LAB TASK-1 NOR CIRCUIT
Public
project.name

SOP in AND OR INV

SOP in AND OR INV
Public
project.name

POS(OR AND INV)

POS(OR AND INV)
Public
project.name

dcd_task3i

dcd_task3i
Public
project.name

16:1 FMUX

16:1 FMUX
Public
project.name

16:1F'MUX

16:1F'MUX
Public
project.name

8x1AinMUX

8x1AinMUX
Public
project.name

8x1FMUX

8x1FMUX
Public
project.name

8x1FCMUX

8x1FCMUX
Public
project.name

8x1FDMUX

8x1FDMUX
Public
project.name

8x1FdAMUX

8x1FdAMUX
Public
project.name

8x1FdBMUX

8x1FdBMUX
Public
project.name

8x1FdCMUX

8x1FdCMUX
Public
project.name

8x1FdDMUX

8x1FdDMUX
Public
project.name

16x1CCMUX

16x1CCMUX
Public
project.name

8x1CCXMUX

8x1CCXMUX
Public
project.name

8x1CCYMUX

8x1CCYMUX
Public
project.name

8x1CCZMUX

8x1CCZMUX
Public
project.name

Decoder1

Decoder1
Public
project.name

4X16DECODER

4X16DECODER
Public
project.name

3X8DECODER

3X8DECODER
Public
project.name

16:1 mux using 2:1 mux

16:1 mux using 2:1 mux
Public
project.name

4x16us2x8Decoder

4x16us2x8Decoder
Public
project.name

2:1 NAND

2:1 NAND
Public
project.name

2x4DecoderNAND

2x4DecoderNAND
Public
project.name

2:1 NOR

2:1 NOR
Public
project.name

SOP

SOP
Public
project.name

POS

POS
Public
project.name

AHRN4x16Decoder

AHRN4x16Decoder
Public
project.name

ALRN4x16Decoder

ALRN4x16Decoder
Public
project.name

16:1

16:1
Public
project.name

16:1 for F'

16:1 for F'
Public
project.name

8:1 for F

8:1 for F
Public
project.name

8:1 for F'

8:1 for F'
Public
project.name

active high sop and pos using 4:16

active high sop and pos using 4:16
Public
project.name

AHCC4X16DECODER

AHCC4X16DECODER
Public
project.name

ALCCW4X16DECODER

ALCCW4X16DECODER
Public
project.name

AHXCC4x16Decoder

AHXCC4x16Decoder
Public
project.name

ALXCC4x16Decoder

ALXCC4x16Decoder
Public
project.name

AHYCC4x16Decoder

AHYCC4x16Decoder
Public
project.name

ALYCC4x16Decoder

ALYCC4x16Decoder
Public
project.name

AHZCC4x16Decoder

AHZCC4x16Decoder
Public
project.name

ALZCC4x16Decoder

ALZCC4x16Decoder
Public
project.name

CCWXYZ4x16Decoder

CCWXYZ4x16Decoder
Public
project.name

7-Segment Decoder REG

7-Segment Decoder REG
Public
project.name

DCD7SEGNAME

DCD7SEGNAME
Public
project.name

CathodeSegment7

CathodeSegment7
Public
project.name

AnodeSegment7

AnodeSegment7
Public
project.name