Member since: 3 years
Educational Institution: Not Entered
Country: Not Entered
D FLIP FLOP
D FLIP FLOPNOT gate using universal gates
NOT gate using universal gates2 to 4 Decoder
2 to 4 DecoderHalf_Adder
Half_AdderFull Subtractor
Full SubtractorFull_Adder
Full_AdderHalf_Subtractor
Half_Subtractor4:1 MUX
4:1 MUXRS flip-flop
RS flip-flopD flip-flop
D flip-flopJK Flip flop
JK Flip flopAND GATE USING NAND , NOR
AND GATE USING NAND , NORNAND USING NOR
NAND USING NORX-NOR USING NAND , NOR
X-NOR USING NAND , NORXOR USING NAND , NOR
XOR USING NAND , NOROR GATE USING NAND , NOR
OR GATE USING NAND , NORNOR USING NAND
NOR USING NANDHalf_Adder
Half_AdderHalf_Adder
Half_AdderFull_Adder
Full_AdderHalf_Subtractor
Half_SubtractorFull Subtractor
Full SubtractorD flip-flop
D flip-flopRS flip-flop
RS flip-flopFull Subractor
Full Subractor3*8 Decoder
3*8 DecoderJK Flip Flop
JK Flip FlopPOS
POSSOP
SOP4:1 MUX
4:1 MUXNOR USING NAND
NOR USING NANDNAND USING NOR
NAND USING NORX-NOR USING NAND , NOR
X-NOR USING NAND , NORXOR USING NAND , NOR
XOR USING NAND , NORXOR USING NAND , NOR
XOR USING NAND , NORD FLIP FLOP
D FLIP FLOP