Member since: 2 years
Educational Institution: Not Entered
Country: Not Entered
FLIP FLOPS
FLIP FLOPS3 BIT ASYNCHRONOUS
3 BIT ASYNCHRONOUSSHIFT COUNTERS
SHIFT COUNTERS06-02-2002
06-02-2002MODE COUNTERS
MODE COUNTERSONLINE LAB
ONLINE LAB31/01/2022
31/01/2022SEQUENCE GENERATOR 31 JAN
SEQUENCE GENERATOR 31 JAN7483 ADDER IC
7483 ADDER ICfamiliarization of logic gates revision
familiarization of logic gates revisionrealization of basic gates using universal gates
realization of basic gates using universal gatesrealization of boolean expressions
realization of boolean expressionscode converters
code convertersadders
adderssubtractors
subtractorsmultiplexer
multiplexerdemux
demux2:4 decoder
2:4 decoderparity bit generator
parity bit generatorFAMILIARIZATION OF FLIPFLOPS
FAMILIARIZATION OF FLIPFLOPSUP AND DOWN
UP AND DOWNmod 6
mod 6RING COUNTER
RING COUNTERJOHNSONS COUNTER
JOHNSONS COUNTERRING /JOHNSON USING MODE CONTROL.
RING /JOHNSON USING MODE CONTROL.SEQUENCE GENERATOR
SEQUENCE GENERATORUntitled
UntitledR UP/DOWN/MODE
R UP/DOWN/MODERING/JOHNSON/MODE
RING/JOHNSON/MODEBCD-ADDER-IC7483
BCD-ADDER-IC7483IC7483-ADDER/SUBSTACTOR
IC7483-ADDER/SUBSTACTOREXPERIMENT 3(REALIZATION OF BASIC GATES)
EXPERIMENT 3(REALIZATION OF BASIC GATES)PROJECT 1
PROJECT 1PROJECT 1
PROJECT 1PROJECT 1
PROJECT 1PROJECT 1
PROJECT 1EXPERIMENT NO 1 (FAMILIARIZATION OF GATES)
EXPERIMENT NO 1 (FAMILIARIZATION OF GATES)PROJECT NOV 1
PROJECT NOV 1WITH MODE
WITH MODE