Member since: 3 years
Educational Institution: IIEST Shibpur
Country: India
SR flip flop using NAND gates
SR flip flop using NAND gatesMaster Slave JK flipflop
Master Slave JK flipflopEdge triggered D flip flop
Edge triggered D flip flop2:1 MUX using basic gates
2:1 MUX using basic gates8:1 MUX using 2:1 MUX
8:1 MUX using 2:1 MUXA'B + BC + AC' using 2 to 1 MUX
A'B + BC + AC' using 2 to 1 MUXFull Adder using 3 to 8 decoder
Full Adder using 3 to 8 decoderFull Adder using 4:1 MUX
Full Adder using 4:1 MUXSR Latch using NAND gates
SR Latch using NAND gates3-8 decoder using dual 2-4 decoder
3-8 decoder using dual 2-4 decoderD flip flop using NAND gates
D flip flop using NAND gatesD Latch using NAND gates
D Latch using NAND gates2-4 decoder using NAND gates
2-4 decoder using NAND gates