project.name

Saklin_Mustak

Member since: 3 years

Educational Institution: Not Entered

Country: India

8-bit ALU Design

8-bit ALU Design
Public
project.name

4-bit ALU Design

4-bit ALU Design
Public
project.name

RING COUNTER(but not working)

RING COUNTER(but not working)
Public
project.name

FOUR INPUT SISIO REGISTER

FOUR INPUT SISIO REGISTER
Public
project.name

4-BIT SISO Reg.

4-BIT SISO Reg.
Public
project.name

8-bit SISO Register

8-bit SISO Register
Public
project.name

4-bit SIPO Register

4-bit SIPO Register
Public
project.name

8-BIT SIPO REGISTER

8-BIT SIPO REGISTER
Public
project.name

4-BIT PIPO Reg.

4-BIT PIPO Reg.
Public
project.name

8-BIT PIPO Reg.

8-BIT PIPO Reg.
Public
project.name

Design a 3-bit synchronus counter using D f/f thats counts in straight binary

Design a 3-bit synchronus counter using D f/f thats counts in straight binary
Public
project.name

Design a 3-bit Synchronus counter thats count in straight binary , starting from '0' using D f/f

Design a 3-bit Synchronus counter thats count in straight binary , starting from '0' using D f/f
Public
project.name

Design 4-bit synchronus MOD 3 counter usingJK f/f

Design 4-bit synchronus MOD 3 counter usingJK f/f
Public
project.name

Ring Counter

Ring Counter
Public
project.name

K MAP_F=.................

K MAP_F=.................
Public
project.name

F=AB'+A'B

F=AB'+A'B
Public
project.name

F=ABC+AB'C'+A'B

F=ABC+AB'C'+A'B
Public
project.name

CIRCUIT MINIMIZATION

CIRCUIT MINIMIZATION
Public
project.name

CIRCUIT MINIMIZATION-02

CIRCUIT MINIMIZATION-02
Public
project.name

assignment_02

assignment_02
Public
project.name

NOT Gate

NOT Gate
Public
project.name

AND Gate

AND Gate
Public
project.name

NOR Gate

NOR Gate
Public
project.name

De Morgans 1st law

De Morgans 1st law
Public
project.name

De Morgans 2nd law

De Morgans 2nd law
Public
project.name

HALF Adder

HALF Adder
Public
project.name

FOURBIT PARALLEL ADDER

FOURBIT PARALLEL ADDER
Public
project.name

HALF SUBSTRACTOR

HALF SUBSTRACTOR
Public
project.name

Design 4-bit synchronus counter usingJK f/f thats count in straight binary

Design 4-bit synchronus counter usingJK f/f thats count in straight binary
Public
project.name

ASSIGNMENT_01

ASSIGNMENT_01
Public
project.name

XOR Gate

XOR Gate
Public
project.name

XNOR Gate

XNOR Gate
Public
project.name

OR Gate

OR Gate
Public
project.name

NAND Gate

NAND Gate
Public
project.name

4-BIT PISO Reg.

4-BIT PISO Reg.
Public
project.name

32-bit ALU Design

32-bit ALU Design
Public
project.name

3 INPUT OR Gate

3 INPUT OR Gate
Public
project.name

8 BIT PARALLEL ADDER

8 BIT PARALLEL ADDER
Public
project.name

Design a 3-bit mod 3 counter using JK f/f

Design a 3-bit mod 3 counter using JK f/f
Public
project.name

BCD to 7 segment Decoder

BCD to 7 segment Decoder
Public
project.name
No result image
Saklin_Mustak doesn't have any favourites.
No result image
Saklin_Mustak is not a collaborator of any project.