Member since: 3 years
Educational Institution: Not Entered
Country: Not Entered
4 to 2 priority encoder
4 to 2 priority encoder4 bit ripple counter with decoded outputs
4 bit ripple counter with decoded outputs2 x 1 ENCODER
2 x 1 ENCODER4 x 2 ENCODER
4 x 2 ENCODERAND USING 2 TO 1 MUX
AND USING 2 TO 1 MUX4 BIT UP-DOWN COUNTER
4 BIT UP-DOWN COUNTERMOD 12 COUNTER
MOD 12 COUNTERPISO
PISOPIPO
PIPO4 x 2 ENCODER
4 x 2 ENCODERBCD to Decimal Decoder
BCD to Decimal DecoderDecimal to BCD Encoder
Decimal to BCD Encoder1 x 2 DECODER
1 x 2 DECODER4 TO 16
4 TO 16EXOR USING 2 TO 1 MUX
EXOR USING 2 TO 1 MUX2 to 1 MUX
2 to 1 MUXOR USING 2 TO 1 MUX
OR USING 2 TO 1 MUX1 to 2 DEMUX
1 to 2 DEMUXUntitled
Untitled2 x 1 ENCODER
2 x 1 ENCODERmod-6 unit distance counter
mod-6 unit distance counter3 x 8 DECODER
3 x 8 DECODERUntitled
Untitled4 bit bidirectional shift register
4 bit bidirectional shift registerhalf adder
half adderSR FLIPFLOP
SR FLIPFLOPSR FLIPFLOP
SR FLIPFLOPSR FLIPFLOP
SR FLIPFLOPNAND BASED SR FLIPFLOP
NAND BASED SR FLIPFLOP4 BIT UNIVERSAL SHIFT REGISTER
4 BIT UNIVERSAL SHIFT REGISTEROR
OREX-OR gate
EX-OR gateNOR gate
NOR gateTFF USING JKFF
TFF USING JKFFTFF
TFFD FLIPFLOP
D FLIPFLOPJK FLIPFLOP
JK FLIPFLOPSRFF using DFF
SRFF using DFFSRFF using DFF
SRFF using DFFT FLIPFLOP
T FLIPFLOPTFF USING DFF
TFF USING DFFDFF USING TFF
DFF USING TFFJKFF USING DFF
JKFF USING DFFSRFF USING JKFF
SRFF USING JKFFJKFF using SRFF
JKFF using SRFFSRFF USING JKFF
SRFF USING JKFFSRFF USING TFF
SRFF USING TFFSRFF USING TFF
SRFF USING TFFNAND BASED SR FLIPFLOP
NAND BASED SR FLIPFLOPMUX with counter
MUX with counter4 bit ripple counter
4 bit ripple counter4 bit ripple down counter
4 bit ripple down counterimplementation of full adder using counter
implementation of full adder using counter4 bit synchronous counter
4 bit synchronous counter4 bit synchronous UP/DOWN counter
4 bit synchronous UP/DOWN counter3 bit binary counter
3 bit binary counterSISO
SISOSIPO
SIPO1 to 16 DEMUX
1 to 16 DEMUXUntitled: NOR gate
Untitled: NOR gateNOR gate
NOR gateUntitled
UntitledHALF ADDER
HALF ADDERUntitled
UntitledHALF ADDER
HALF ADDERUntitled
UntitledFULL ADDER
FULL ADDERNOR USING 2 TO 1 MUX
NOR USING 2 TO 1 MUXSRFF USING TFF
SRFF USING TFF4 to 2 priority encoder
4 to 2 priority encoderIMPLEMENTION USING MUX(2)
IMPLEMENTION USING MUX(2)1 to 4 DEMUX
1 to 4 DEMUX1 to 8 DEMUX
1 to 8 DEMUX1 to 16 DEMUX
1 to 16 DEMUXHALF ADDER
HALF ADDER3 BIT PARALLEL MULTIPLIER
3 BIT PARALLEL MULTIPLIERRipple carry Adder
Ripple carry Adder16 to 1 mux
16 to 1 mux4 x 2 ENCODER
4 x 2 ENCODER4 BIT ADDER /SUBTRACTOR
4 BIT ADDER /SUBTRACTORBCD ADDER
BCD ADDER2 to 4 Decoder
2 to 4 DecoderAND USING 2 TO 1 MUX
AND USING 2 TO 1 MUX4 to 1 MUX
4 to 1 MUX16 to 1 mux
16 to 1 muxBCD to Decimal Decoder
BCD to Decimal Decoder24 to 1 MUX using 8 to 1 MUX
24 to 1 MUX using 8 to 1 MUXAND USING 2 TO 1 MUX
AND USING 2 TO 1 MUXNAND USING 2 TO 1 MUX
NAND USING 2 TO 1 MUXOctal to Binary Encoder
Octal to Binary Encodersequence generator using counter
sequence generator using counterABSORPTION LAW
ABSORPTION LAW32 to 1 MUX using 4 to 1 MUX
32 to 1 MUX using 4 to 1 MUX8 TO 3 PRIORITY ENCODER
8 TO 3 PRIORITY ENCODEROctal to Binary Encoder
Octal to Binary EncoderRIPPLE CARRY SUBTRACTOR
RIPPLE CARRY SUBTRACTOR3 BIT PARITY GENERATOR
3 BIT PARITY GENERATOR4 bit synchronous counter with ripple carry
4 bit synchronous counter with ripple carry8 to 1 MUX
8 to 1 MUXBCD to 7 segment decoder
BCD to 7 segment decoderMOD 7 COUNTER
MOD 7 COUNTERNOT USING 2 TO 1 MUX
NOT USING 2 TO 1 MUX4 bit synchronous down counter
4 bit synchronous down counterJK FLIPFLOP
JK FLIPFLOPDFF USING JKFF
DFF USING JKFFDFF USING SRFF
DFF USING SRFFTFF USING SRFF
TFF USING SRFFJKFF Using TFF
JKFF Using TFFcounter that counts 0,2,4,7,0
counter that counts 0,2,4,7,02 x 4 DECODER
2 x 4 DECODEREXOR
EXOR