project.name

KEERTHI DEVADIGA

Member since: 2 months

Educational Institution: Not Entered

Country: Not Entered

DESIGN OF MULTIPLEXER AND DE-MULTIPLEXER

DESIGN OF MULTIPLEXER AND DE-MULTIPLEXER
Public
project.name

DESIGN OF CIRCUITS USING MULTIPLEXER

DESIGN OF CIRCUITS USING MULTIPLEXER
Public
project.name

and gate

and gate
Public
project.name

or gate

or gate
Public
project.name

not gate

not gate
Public
project.name

xor gate

xor gate
Public
project.name

NAND GATE

NAND GATE
Public
project.name

NOR GATE

NOR GATE
Public
project.name

LOGICAL GATES

LOGICAL GATES
Public
project.name

VERIFICATION OF BOOLEAN LAWS

VERIFICATION OF BOOLEAN LAWS
Public
project.name

LOGICAL GATES

LOGICAL GATES
Public
project.name

xnor gate

xnor gate
Public
project.name

verification of logic gates

verification of logic gates
Public
project.name

LOGICAL GATES

LOGICAL GATES
Public
project.name

DESIGN OF COMBINATIONAL CIRCUITS

DESIGN OF COMBINATIONAL CIRCUITS
Public
project.name

DESIGN OF ADDER AND SUBTRACTOR CIRCUITE

DESIGN OF ADDER AND SUBTRACTOR CIRCUITE
Public
project.name

Untitled

Untitled
Public
project.name

Untitled

Untitled
Public
project.name
No result image
KEERTHI DEVADIGA doesn't have any favourites.
No result image
KEERTHI DEVADIGA is not a collaborator of any project.