project.name

Rakshitha S

Member since: 1 year

Educational Institution: Not Entered

Country: Not Entered

Experiment 5

Experiment 5
Public
project.name

3-Bit (Full) Adder and Subtractor

3-Bit (Full) Adder and Subtractor
Public
project.name

Experiment 7

Experiment 7
Public
project.name

Basic Logic Gate

Basic Logic Gate
Public
project.name

Implementation of Basic Logic Gate by NAND gate

Implementation of Basic Logic Gate by NAND gate
Public
project.name

Implementation of Basic Logic Gates by NOR gate

Implementation of Basic Logic Gates by NOR gate
Public
project.name

2-Bit (Half) Adder and Subtractor

2-Bit (Half) Adder and Subtractor
Public
project.name

2-Bit (Half) Adder and Subtractor

2-Bit (Half) Adder and Subtractor
Public
project.name

3-Bit (Full) Adder and subtractor

3-Bit (Full) Adder and subtractor
Public
project.name

level 1 encorder and decorder

level 1 encorder and decorder
Public
project.name

EPERMINET 6

EPERMINET 6
Public
project.name

Multiplexer and De-Multiplexer (4.1&1.4)

Multiplexer and De-Multiplexer (4.1&1.4)
Public
project.name

Multiplexer and De-Multiplexer (4.1&1.4) using NAND Gate

Multiplexer and De-Multiplexer (4.1&1.4) using NAND Gate
Public
project.name
No result image
Rakshitha S doesn't have any favourites.
No result image
Rakshitha S is not a collaborator of any project.