Member since: 1 year
Educational Institution: Not Entered
Country: Not Entered
Experiment 5
Experiment 53-Bit (Full) Adder and Subtractor
3-Bit (Full) Adder and SubtractorExperiment 7
Experiment 7Basic Logic Gate
Basic Logic GateImplementation of Basic Logic Gate by NAND gate
Implementation of Basic Logic Gate by NAND gateImplementation of Basic Logic Gates by NOR gate
Implementation of Basic Logic Gates by NOR gate2-Bit (Half) Adder and Subtractor
2-Bit (Half) Adder and Subtractor2-Bit (Half) Adder and Subtractor
2-Bit (Half) Adder and Subtractor3-Bit (Full) Adder and subtractor
3-Bit (Full) Adder and subtractorlevel 1 encorder and decorder
level 1 encorder and decorderEPERMINET 6
EPERMINET 6Multiplexer and De-Multiplexer (4.1&1.4)
Multiplexer and De-Multiplexer (4.1&1.4)Multiplexer and De-Multiplexer (4.1&1.4) using NAND Gate
Multiplexer and De-Multiplexer (4.1&1.4) using NAND Gate