Community
I am not able to join the elements in the circuit what am I supposed to do now?
Why I am not able to connect the wires
I have a simple circuit using some latches and tri-state drivers.
On one clock, I get a stack overflow message but it is not obvious why.
The fault occurs when the WR input is manually toggled from 0 to 1.
The Verilog text is here:
/**
* This is an autogenerated netlist code from CircuitVerse. Verilog Code can be
* tested on https://www.edaplayground.com/ using Icarus Verilog 0.9.7. Thi...
The link https://circuitverse.org/testbench appears to be broken (I get a 404 error). Where can I find the test data generator, or at least a description of how to build a JSON file to load into a TB_Input?
Is there a way to flip or reverse the direction of an entire circuit? I want to be able to flip it horizontally.
How do i select group of items with out selecting all of them, thanks.
how can I avoid the bitwidth error?
I want to have 2 different clock with one being slightly more delayed than other. I tried delay setting but it didn't do anything.
I AM NOT ABLE GET WHAT ERROR IS THERE
How can share a project with students so they can add it to their workspace and modify it?
